Part Number Hot Search : 
BAT54CWT SPLSI 1595GAC K03D4 101M1 BT134F 12P10 BU426
Product Description
Full Text Search
 

To Download RFMD2080SQ Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 of 19 optimum technology matching? applied gaas hbt ingap hbt gaas mesfet sige bicmos si bicmos sige hbt gaas phemt si cmos si bjt gan hemt functional block diagram rf micro devices?, rfmd?, optimum technology matching?, enabling wireless connectivity?, powerstar?, polaris? total radio? and ultimateblue? are trademarks of rfmd, llc. bluetooth is a trade- mark owned by bluetooth sig, inc., u.s.a. and licensed for use by rfmd. all other trade names, trademarks and registered tradem arks are the property of their respective owners. ?2011, rf micro devices, inc. product description 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. rf mems ldmos ? synth phase det . ref. divider rfmd2080 45mhz to 2700mhz iq modulator with synthesizer/vco and baseband interface the rfmd2080 is a low power, highly integrated, iq modulator with integrated fractional-n syn- thesizer and voltage controlled oscillator (vco) . the rfmd2080 can generate output frequen- cies of between 45mhz and 2700mhz, making it suitable for a wide range of applications. the fractional-n synthesizer takes advantage of an advanced sigma-delta architecture that delivers ultra-fine step sizes and low spurious products. the synthesizer/vco combined with an external loop filter allows the user to generate an oscillator signal covering 90mhz to 5400mhz. the signal is buffered and routed to a high accuracy quadrature divider (/2) that drives the bal- anced i and q mixers. the output of the mixers are summed and applied to a differential rf out- put stage. the device also features a differential input for an external vco or lo source. the baseband i and q stages are highly integrated; featuring variable gain and filtering as well as generation of dc offset voltages. the programmable dc offsets enable improved carrier sup- pression. the baseband input 3db bandwidth can be tuned from 1.5mhz to 10mhz, and the total gain control range is 38db with 2db resolution. device programming is achieved via a simple 3-wire serial interface. in addition, a unique pro- gramming mode allows up to four devices to be controlled from a common serial bus. this elim- inates the need for separate chip-select control lines between each device and the host controller. up to six general purpose outputs are provided, which can be used to access internal signals (the lock signal, for example) or to control front end components. the device is opti- mized for low power operation, consuming typically only 155ma from a 3v supply. features ? rf output frequency range 45mhz to 2700mhz ? fractional-n synthesizer with very low spurious levels ? typical step size 1.5hz ? fully integrated wideband vcos and lo buffers ? integrated phase noise <0.2 rms at 1ghz ? integrated baseband amplification stage with variable gain and filtering ? tunable baseband filters input 3db bandwidth from 1.5mhz to 10mhz ? -45dbc unadjusted carrier suppression ? -40dbc unadjusted sideband suppression ? very low noise floor -150dbm/hz typical ? output p1db +4dbm ? output ip3 +18dbm ? 3.0v to 3.3v power supply ? 155ma typical current consumption ? serial programming interface applications ? satellite communications ? qpsk/qam modulators ? ssb modulators ? software defined radios ds140110 package: qfn, 32-pin, 5mm x 5mm rfmd2080
2 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. absolute maximum ratings parameter rating unit supply voltage (v dd ) -0.5 to +3.6 v input voltage (v in ), any pin -0.3 to v dd +0.3 v lo input power +15 dbm operating temperature range -40 to +85 c storage temperature range -65 to +150 c parameter specification unit condition min. typ. max. esd requirements human body model 2000 v dc pins 1500 v all pins charge device model 1000 v all pins operating conditions supply voltage (v dd )3.03.3v temperature -40 +85 c logic inputs/outputs (v dd = supply to dig_vdd pin) input low voltage -0.3 +0.5 v input high voltage v dd / 1.5 v dd v input low current -10 +10 ? ainput = 0v input high current -10 +10 ? ainput = v dd output low voltage 0 0.2*v dd v output high voltage 0.8*v dd v dd v load resistance 10 k ? load capacitance 20 pf gpo drive capability sink current 20 ma at v ol = +0.6v source current 20 ma at v oh = +2.4v output impedance 25 ? static supply current (i dd )155ma standby 2 ma reference oscillator and bandgap only power down current 300 ? a enbl = 0 and ref_stby = 0 caution! esd sensitive device. exceeding any one or a combination of the absolute maximum rating conditions may cause permanent damage to the device. ex tended application of absolute maximum rating conditions to the device may reduce device reliability. specified typical perfor- mance or functional operation of the device under absolute maximum rating condi- tions is not implied. the information in this publication is believed to be accurate and reliable. however, no responsibility is assumed by rf micro device s, inc. ("rfmd") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. no license is granted by implication or otherwise under any patent or patent rights of rfmd. rfmd reserves the right to change component circuitry, recommended appli- cation circuitry and specifications at any time without prior notice. rfmd green: rohs compliant per eu directive 2002/95/ec, halogen free per iec 61249-2-21, < 1000ppm each of antimony trioxide in polymeric materials and red phosphorus as a flame retardant, and <2% antimony in solder.
3 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. parameter specification unit condition min. typ. max. modulator (output driving 4:1 balun) i and q input max 3db bandwidth 10 mhz filter setting rctune = 0 i and q input min 3db bandwidth 1.5 mhz filter setting rctune = 63 i and q input voltage 1 v p-p differential with 0.5v to 1.5v input dc bias output power -3 dbm output noise floor -150 dbm/hz at 10mhz offset output ip3 +18 dbm output p1db +4 dbm carrier suppression -45 dbc unadjusted carrier suppression -55 dbc dc bias offset dacs adjusted sideband suppression -40 dbc unadjusted output port center frequency range 45 2700 mhz reference oscillator external reference frequency 10 104 mhz reference divider ratio 1 7 external reference input level 500 800 1500 mv p-p ac-coupled synthesizer (pll closed loop, 52mhz reference) synthesizer output frequency 90 5400 mhz phase detector frequency 52 mhz phase noise, lo=1ghz -108 dbc/hz 10khz offset -108 dbc/hz 100khz offset -135 dbc/hz 1mhz offset 0.19 deg rms integrated from 1khz to 40mhz phase noise, lo=2ghz -102 dbc/hz 10khz offset -102 dbc/hz 100khz offset -130 dbc/hz 1mhz offset 0.32 deg rms integrated from 1khz to 40mhz normalized phase noise floor -214 dbc/hz measured at 20khz to 30khz offset voltage controlled oscillator open loop phase noise at 1mhz offset 2.5ghz lo frequency -134 dbc/hz vco3, lo divide by 2 2.0ghz lo frequency -135 dbc/hz vco2, lo divide by 2 1.5ghz lo frequency -136 dbc/hz vco1, lo divide by 2 open loop phase noise at 10mhz offset 2.5ghz lo frequency -149 dbc/hz vco3, lo divide by 2 2.0ghz lo frequency -150 dbc/hz vco2, lo divide by 2 1.5ghz lo frequency -151 dbc/hz vco1, lo divide by 2 external lo input lo input frequency range 90 5400 mhz external lo input level 0 dbm driven from 50 ? source via a 1:1 balun
4 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. notes: 1. an rc low pass filter may be used on this line to reduce digital noise. 2. if the device is under software control this input can be configured as a general purpose output (gpo). 3. connect a 51k ? resistor from this pin to ground. this pin is sensitive to low frequency noise injection. 4. dc bias voltage and modulation should be applied to this pin. 5. this pin must be connected to ana_vdd2 using an rf chok e or center tapped transformer (see application schematic). pin names and descriptions pin name description 1enbl/gpo5 device enable pin (see note 1 and 2). 2 ext_lo external local oscillator input. use ac coupling capacitor. 3 ext_lo_dec decoupling pin for external local oscillator. use ac coupling capacitor. 4rext external bandgap bias resistor (see note 3). 5 ana_vdd1 analog supply. use good rf decoupling. 6lfilt1 phase detector output. low-fr equency noise-sensitive node. 7lfilt2 loop filter op-amp output. low- frequency noise-sensitive node. 8lfilt3 vco control input. low-frequency noise-sensitive node. 9 mode/gpo6 mode select pin (see notes 1 and 2). 10 ref_in reference input. use ac coupling capacitor. 11 nc 12 tm connect to ground. 13 rf_out_n differential output (see note 5). 14 rf_out_p differential output (see note 5). 15 gpo1/add1 general purpose output / multislice address bit. 16 gpo2/add2 general purpose output / multislice address bit. 17 dig_vdd digital supply. should be decoupled as close to the pin as possible. 18 mod_q_n modulator q differential input (see note 4). 19 mod_q_p modulator q differential input (see note 4). 20 nc 21 nc 22 mod_i_n modulator i differential input (see note 4). 23 mod_i_p modulator i differential input (see note 4). 24 ana_vdd2 analog supply. use good rf decoupling. 25 gpo3 general purpose output 26 gpo4/ld/do general purpose output / lock de tect output / serial data out. 27 nc 28 nc 29 resetx chip reset (active low). connect to dig_vdd if asynchronous reset is not required. 30 enx serial interface select (active low) (see note 1). 31 sclk serial interface clock (see note 1). 32 sdata serial interface data (see note 1). exposed paddles ground reference, should be connected to pcb ground through a low impedance path.
5 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. theory of operation the rfmd2080 is a wideband iq modulator with integrated fracti onal-n synthesizer and a low noise vco core. it features a high accuracy lo quadrature divider followed by buffer circuits which drive the i and q mixers of the modulator with the quadra - ture lo signals. the rfmd2080 has an integrated voltage reference and low drop out regulators supplying critical circuit blocks such as the vcos and synthesizer. synthesizer programming, device configuration and control are achieved through a mixture of hardware and software controls. all on-chip register s are programmed through a simple three-wire serial interface. vco the vco core in the rfmd2080 consists of three vcos which, in conjunction with the integrated lo dividers of /1 to /32, cover the frequency range of 90mhz to 5400mhz. the modulator quadrature divider provides a further fixed divide by two to give the center frequency range at the modulator output of 45mhz to 2700mhz. each vco has 128 overlapping bands which are used to achiev e low vco gain and optimal phase noise performance across the whole tuning range. the chip automatically selects the correct vco (vco auto-select) and the correct vco band (vco coarse tuning) to generate the desired lo frequency based on the values programmed into the pll1 and pll2 registers banks. the vco auto-select and vco coarse tuning are triggered every time enbl is taken high, or if the pll re-lock self clearing bit is programmed high. once the correct vco and band have been sele cted the pll will lock onto the correct frequency. during the band selection process fixed capacitance elements are progressi vely connected to the vco resonant circuit until the vco is oscillating at approximately the correct frequency. the output of this band selection, ct_cal, is made available in the read- back register. if this was unsuccessful it will be indicated by the ct_failed flag also available in the read-back register. a value between 1 and 126 indicates a successful calibration, the actual value being dependent on the desired frequency as well as process variation for a particular device. the band select process will center the vco tuning voltage at about 0.8v, compensating for manufacturing tolerances and pro- cess variation as well as environmental factors including temperat ure. in applications where the device is left enabled at the same lo frequency for some time it is recommended that au tomatic band selection be performed for every 30c change in temperature. this assumes an active loop filter. the rfmd2080 features a differential lo input to allow the mixer to be driven from an external lo source. the fractional-n pll can be used with an external vco driven into this lo input, which may be useful to reduce phase noise in some applications. this may also require an external op-amp, dependant on the tuning voltage required by the external vco. fractional-n pll the rfmd2080 contains a charge-pump based fractional-n phase locked loop (pll) for controlling the three vcos. the pll includes automatic calibration systems to counteract the effect s of process and environmental variations, ensuring repeatable loop response and phase noise performance. as well as the vco auto-select and coarse tuning, there is a loop filter calibration mechanism which can be enabled if required. this operates by adjusting the charge pump current to maintain loop bandwidth. this can be useful for applications where the lo is tuned over a wide frequency range. the pll has been designed to use a reference frequency of between 10mhz and 104mhz from an external source, which is typically a temperature controlled crystal oscillator (tcxo). a re ference divider (divide by 1 to divide by 7) is supplied and should be programmed to limit the frequency at the phase detector to a maximum of 52mhz. two pll programming banks are provided, the first bank is preceded by the label pll1 and the second bank is preceded by the label pll2. the active register bank is selected by the state of the mode pin, low for pll1 and high for pll2. the vco outputs are first divided down in a high frequency presca lar. the output of this high frequency prescalar then enters the n divider, which is a fractional divi der containing a dual-modulus prescalar and a digitally spur-compensated fractional sequence generator. this allows very fine frequency steps and mi nimizes fractional spurs. the fr actional energy is shaped and appears as fractional noise at frequency offsets above 100khz whic h will be attenuated by the loop filter. an external loop fil ter is used, giving flexibility in setting loop bandwidth for optimizing phase noise and lock time, for example.
6 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. the synthesizer step size is ty pically 1.5hz when using a 26mhz reference freque ncy. the exact step size for any reference and lo frequency can be calculated using the following formula: (f ref * p) / (r * 2 24 * lo_div*2) where f ref is the reference frequency, r is the reference division rati o, p is the prescalar division ratio, and lo_div is the lo divider value. pin 26 (gpo4) can be configured as a lock detect pin. the lock status is also available in the read-back register. the lock det ect function is a window detector on the vco tuning voltage. the lock flag will be high to show pll lock which corresponds to the vco tuning voltage being within the specified range, typically 0.30v to 1.25v. the lock time of the pll will depend on a number of factors; including the loop bandwidth and the reference frequency at the phase detector. this clock frequency determ ines the speed at which the state machin e and internal calibrations run. a 52mhz phase detector frequency will give fastest lock times, of typically <50 ? secs when using the pll re-lock bit. phase detector and charge pump the phase detector provides a current output to drive an active loop filter. the charge pump output current is set by the value contained in the p1_cp_def and p2_cp_def fields in the loop filter configuration register. the charge pump current is given by approximately 3 ? a/bit, and the fields are 6 bits long . this gives default value (31) of 93 ? a and maximum value (63) of 189 ? a. if the automatic loop bandwidth calibration is enabled the char ge pump current is set by the calibration algorithm based upon the vco gain. the phase detector will operate with a maximum input frequency of 52mhz. loop filter the active loop filter is implemented using the on-chip low noise op-amp, with external resistors and capacitors. the op-amp gives a tuning voltage range of typically +0. 1v to +2.4v. the internal configuration of the chip is shown below with the recom- mended active loop filter. the loop filter shown is designed to give lowest integrat ed phase noise, for reference frequencies o f between 26mhz and 52mhz. the external loop filter components gi ve the flexibility to optimize the loop response for any par- ticular application and combination of reference and vco frequencies. lfilt1 8p2 180p 22k 470r 470r 330p 330p lfilt2 lfilt3 +1.1v
7 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. external reference the rfmd2080 has been designed to use an external reference such as a tcxo. the typical input will be a 0.8vp-p clipped sine wave, which should be ac-coupled into the reference input. when the pll is not in use, it may be desirable to turn off the internal reference circuits, by setting the refstby bit low, to minimize current draw while in standby mode. on cold start, or if refstby is programmed low, the tcxo will need a warm-up period. this is set by the su_wait bits. this will allow the clock to be stable and immediately available when the enbl bit is asserted high, allowing the pll to assume normal operation. if the current consumption of the reference circuits in standby mode, typically 2ma, is not critical, then the refstby bit can be set high. this allows the fastest startup and lock time after enbl is taken high. iq modulator the iq modulator core of the rfmd2080 is wideband covering from 45mhz to 2700mhz. it has been designed to achieve exceptional linearity for the amount of dc power consumed. the modulator mixer cores have four coarse gain/current settings. each setting steps the gain and linearity by 6db and can be used to optimize performance or reduce power consumption. the best linearity is achieved using the modulator bias setting moddc=4. this setting adjusts bias mixer current and can be used to trade off linearity and current consumption. the modulator output is differential and requires a balun and si mple matching circuit optimized to the specific application fre - quencies. the modulator output pins are also used to source current for the modulator mixer circuits, about 10ma on each pin. this is usually via a center-tapped balun or by rf chokes in the external matching circuitry to the supply. the modulator outpu t is high impedance, consisting of approximately 2k ? resistance in parallel with some capacitance, approximately 1pf. the modulator output does not require a conjugate matching network. it is a constant current output which will drive a real differ- ential load of typically 200 ? . since the mixer output is a constant current source, a higher resistance load will give higher out- put power and gain. a shunt inductor can be used to resonate wi th the mixer output capacitance at the frequency of interest. this inductor may not be required at lower frequencies where th e impedance of the output capacitance is less significant. at higher output frequencies the inductance of the bond wi res (about 0.5nh on each pin) becomes more significant. the following diagram is a simple model of the modulator output: it is recommended to use a 4:1 balun on the modulator output, presenting 200 ? to the output in a single ended 50 ? system. the rfmd2080 evaluation board has an rfxf8553 wideband transmission line transformer. baseband section the rfmd2080 features a baseband se ction that consists of an active low pass filter, variable attenuator and dc offset con- trol circuitry. dc offset calibration is performed using digital- to-analog converters (dacs) that apply an offset voltage to va rious parts of the circuit to compensate for dc offsets introduced by the internal buffers and the mixer core. this can be done to op ti- mize lo suppression by setting register s to program the dac offset voltages. 0.5nh 0.5nh 1k ? 1pf 1k ? rfmd2080 rf output
8 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. the differential i and q input impedance is set by 10k ? pull down resistors on ea ch pin, so presenting 20k ? differential impedance. the baseband input signals will be typically 1vp-p differential. a common mode dc voltage between 0.5v and 1.5v is required for optimal performance. if required the phase and amplitude of either of the i or q signal can be adjusted to reduce the level of the unwanted sideband signal at the modulator output. the baseband path consists of an active low pass filter with variable capacitors. the variable capacitors provide 64 "rctune" settings that allow the input 3db bandwidth to be tuned from 1.5mhz to 10mhz. this is followed by a variable gain attenuator that delivers 0db to -20db gain in 2db st eps. additionally, the mixers have gain co ntrol, ranging from 0db to -18db in 6db steps giving a maximum range of 38db. the variable gain attenuator and mixer input have dacs attached to allow dc offsets within the baseband path to be corrected, thus reducing lo breakthrough. an isolat ion switch sits betw een the variable gain attenuator and the mixer input to allow their offsets to be compensated separately. this may be required since the offset withi n the variable gain attenuator will vary with gain and thus its dc compensation may also have to vary for optimum lo cancella- tion. serial interface all on-chip registers in the rfmd2080 are programmed using a pr oprietary 3-wire serial bus which supports both write and read operations. synthesizer programming, device configuration and control are achieved through a mixture of hardware and software controls. hardware pins can be used to control enbl , mode and resetx or the device can be programmed entirely via the serial bus. the serial data interface can be configured for 4-wire operation, by setting the '4wi re' bit in the sdi_ctrl register high. the n pin 26 is used as the data out pin, and pin 32 is the serial data in pin. bb_atten dac dac dcdac_ai dcdac_i i_p i_n cal_blank rc_tune bb_atten dac dac dcdac_aq dcdac_q q_p q_n cal_blank i q rc_tune rc_tune rc_tune 10k ? 10k ? 10k ? 10k ?
9 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. hardware control three hardware control pins are provided: enbl, mode, and resetx. the enbl pin has two functions: to enable the analog circuits in the chip and to trigger the vco auto-selection and coarse tun- ing mechanisms. the vco auto-selection and coarse tuning are initiated when the enbl pin is taken high. every time the fre- quency of the synthesizer is repr ogrammed, enbl has to be asserted high to initiate these mechanisms and then to initiate the pll locking. alternatively following the programming of a new frequency the pll re-lock self clearing bit could be used. if the device is left in the enabled state for long periods, it is recommended that vco auto-selection and coarse tuning (band selection) is performed for every 30c change in temperature. th e lock detect flag can be used to indicate when to perform the vco calibration; it shows that the vco tuning volt age has drifted significantly with changing temperature. the resetx pin is a hardware reset control that will reset all di gital circuits to their startup state when asserted low. the d evice includes a power-on-reset function, so this pin should not normal ly be required, in which case it should be connected to the positive supply. the mode pin controls which pll programming register bank is active. serial data interface control the normal mode of operation uses the 3-wire serial data inte rface to program the device registers, and three extra hardware control lines; mode, enbl and resetx. when the device is under software control, achieved by setting the sipin bit in the sdi_ctrl register high, then the hardware can be controlled via the sdi_ctrl register. when this is the case, the mode and enbl control lines are not required. if the device is under software control, pins 1 and 9 can be configured as general purpose outputs (gpo). multi-slice mode the multi-slice mode of operation allows up to four chips to be controlled from a common serial bus. the device address pins, (15 and 16) add1 and add2, are used to set the address of each part. on power up, and after a reset, the devices ignore the address pins add1 and add2 and any data presented to the serial bus will be programmed into all the devices. however, once the 'addr' bit in the sdi_ctrl register is set each device then adopts an address according to the state of the address pins on the device. general purpose outputs the general purpose outputs (gpos) can be controlled via the gpo register, and will depend on the state of mode since they can be set in different states corresponding to either path 1 or 2. the gpos can be used for example to drive leds, or to con- trol external circuitry such as switches or low power lnas. slice 2 (0) slice 2 (1) slice 2 (2) slice2 (3) a1 a2 enx sdata sclk vdd vdd vdd vdd a1 a2 a1 a2 a1 a2
10 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. each gpo pin can supply up to and above 20ma load current. the output voltage of the gpo high state will drop with increased current drive, by approximately 25mv/ma. similarly the output voltage of the gpo low state will rise with increased current, again by approximately 25mv/ma. programming information please refer to the register map and programmin g guides which are available for download from http://rfmd.com/prod- ucts/intsynthmodulator/ . evaluation boards the evaluation board for the rfmd2080 is prov ided as part of a design kit, along wi th the necessary cables and programming software tool to enable full evaluation of the device. the evaluation board has been configured for wideband operation; the modulator output is connected to a wideband transmission line transformer balun. desi gn kits can be ordered from www.rfmd.com or from local rfmd sales offices and authorized sales channels. for ordering codes please see "ordering infor- mation" on the last page of this data sheet. for further details on how to set up the design kits please refer to the user guid e which can be downloaded from http://rfmd.com/products/intsynthmodulator/ .
11 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. detailed functional block diagram pin out pre- scaler mux /2 n [n=0..5] n- divider sequence generator phase detector charge pump gpio control biasing & ldos /2 iq gen reference divider ext lo i q 1 2 3 4 5 6 7 8 25 26 27 28 29 30 31 32 16 15 14 13 12 11 10 9 24 23 22 21 20 19 18 17 exposed paddle enbl/gpo5 ext_lo ext_lo_dec rext ana_vdd1 lfilt1 lfilt2 lfilt3 gpo2/add2 gpo1/add1 rf_out_p rf_out_n tm nc ref_in mode/gpo6 gpo3 gpo4/ld/do nc nc resetx enx sclk sdata ana_vdd2 mod_i_p mod_i_n nc nc mod_q_p mod_q_n dig_vdd
12 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. application schematic 51k r1 33pf c1 33pf c2 33pf c3 33pf c5 vdda2 vddd 100pf c29 100pf c30 1 2 j4 rf_op vdda1 33pf c13 33pf c14 33pf c15 10nf c19 10nf c18 4 3 6 1 2 t1 rfxf8553 100pf c33 50 ohm (0.5mm) rf_op 10nf c34 33pf c35 lfilt3 lfilt1 lfilt2 gpo2 gpo1 220r r13 enbl sdata sclk enx resetx vdda2 dni l1 d1 green ref_in 10 enbl/gp05 1 ext_lo 2 ext_lo_dec 3 rext 4 ana_vdd1 5 lfilt1 6 lfilt2 7 lfilt3 8 mode/gp06 9 nc 11 gpo1/add1 15 tm 12 rf_out_n 13 rf_out_p 14 gpo2/add2 16 mod_i_n 22 dig_vdd 17 mod_q_n 18 mod_q_p 19 nc 20 nc 21 resetx 29 mod_i_p 23 ana_vdd2 24 gpo3/fm 25 gpo4/ld/do 26 nc 27 nc 28 sdata 32 enx 30 sclk 31 gnd 33 u1 rfmd2080 8.2pf c8 180pf c9 330pf c10 22k r3 470r r2 330pf c17 470r r6 lfilt3 lfilt1 lfilt2 loop filter 1nf c16 470r r9 10nf c44 120r r31 470r r32 vdda2 10nf c43 vc 1 out 3 gnd 2 vcc 4 y1 vctcxo +2.8v vdda2 mod_i_p mod_i_n mod_q_p mod_q_n gpo3 gpo4
13 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. typical performance characteristics: synthesizer v dd = +3v and t a = +27c unless stated otherwise, as measured on rfmd2080 evaluation board note: ? 26 mhz crystal oscillator: ndk ena3523a ? 52 mhz crystal oscillator: ndk ena3560a 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 rms integrated phase noise (degrees) lo frequency (mhz) synthesiser rms integrated phase noise integration bandwidth 1khz to 40mhz 26mhz tcxo 52mhz tcxo -160.0 -150.0 -140.0 -130.0 -120.0 -110.0 -100.0 -90.0 -80.0 -70.0 -60.0 1.0 10.0 100.0 1000.0 10000.0 100000.0 phase noise (dbc/hz) offset frequency (khz) synthesizer phase noise 4000mhz vco frequency, 26mhz crystal oscillator 2000mhz 1000mhz 500mhz 250mhz 125mhz -160.0 -150.0 -140.0 -130.0 -120.0 -110.0 -100.0 -90.0 -80.0 -70.0 -60.0 1.0 10.0 100.0 1000.0 10000.0 100000.0 phase noise (dbc/hz) offset frequency (khz) synthesizer phase noise 5200mhz vco frequency, 52mhz crystal oscillator 2600mhz 1300mhz 650mhz 325mhz 162.5mhz -160.0 -150.0 -140.0 -130.0 -120.0 -110.0 -100.0 -90.0 -80.0 -70.0 -60.0 1.0 10.0 100.0 1000.0 10000.0 100000.0 phase noise (dbc/hz) offset frequency (khz) synthesizer phase noise 5200mhz vco frequency, 26mhz crystal oscillator 2600mhz 1300mhz 650mhz 325mhz 162.5mhz -160.0 -150.0 -140.0 -130.0 -120.0 -110.0 -100.0 -90.0 -80.0 -70.0 -60.0 1.0 10.0 100.0 1000.0 10000.0 100000.0 phase noise (dbc/hz) offset frequency (khz) synthesizer phase noise 4000mhz vco frequency, 52mhz crystal oscillator 2000mhz 1000mhz 500mhz 250mhz 125mhz
14 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. typical performance characteristics: vco v dd = +3v and t a = +27c unless stated otherwise, as measured on rfmd2080 evaluation board 1200 1300 1400 1500 1600 1700 1800 020406080100120 vco frequency (mhz) ct_cal word vco1 frequency versus ct_cal vco1 with lo divide by 2 -40 deg c +27 deg c +85 deg c 0 5 10 15 20 25 1200 1300 1400 1500 1600 1700 1800 kvco (mhz/v) vco frequency /2 (mhz) vco1 frequency versus kvco lo divide by 2 vco1 1600 1700 1800 1900 2000 2100 2200 2300 020406080100120 vco frequency (mhz) ct_cal word vco2 frequency versus ct_cal vco2 with lo divide by 2 -40 deg c +27 deg c +85 deg c 0 5 10 15 20 25 30 1600 1700 1800 1900 2000 2100 2200 2300 kvco (mhz/v) vco frequency /2 (mhz) vco2 frequency versus kvco lo divide by 2 vco2 2100 2200 2300 2400 2500 2600 2700 2800 2900 020406080100120 vco frequency (mhz) ct_cal word vco3 frequency versus ct_cal vco3 with lo divide by 2 -40 deg c +27 deg c +85 deg c 0 5 10 15 20 25 30 2200 2300 2400 2500 2600 2700 2800 2900 kvco (mhz/v) vco frequency /2 (mhz) vco3 frequency versus kvco lo divide by 2 vco3
15 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. typical performance characteristics: vco v dd = +3v and t a = +27c unless stated otherwise, as measured on rfmd2080 evaluation board -160.0 -150.0 -140.0 -130.0 -120.0 -110.0 -100.0 -90.0 -80.0 -70.0 -60.0 10.0 100.0 1000.0 10000.0 100000.0 phase noise (dbc/hz) offset frequency (khz) vco phase noise with lo divide by 2 2500mhz vco3 2000mhz vco2 1500mhz vco1 1475 1480 1485 1490 1495 1500 1505 0.0 0.5 1.0 1.5 vco1 frequency /2 (mhz) tuning voltage (volts) vco1 frequency versus tuning voltage for the same coarse tune setting, lo divide by two -40 deg c +27 deg c +85 deg c 1980 1985 1990 1995 2000 2005 2010 2015 2020 0.0 0.5 1.0 1.5 vco2 frequency /2 (mhz) tuning voltage (volts) vco2 frequency versus tuning voltage for the same coarse tune setting, lo divide by two -40 deg c +27 deg c +85 deg c 2465 2470 2475 2480 2485 2490 2495 2500 2505 2510 2515 0.0 0.5 1.0 1.5 vco3 frequency /2 (mhz) tuning voltage (volts) vco3 frequency versus tuning voltage for the same coarse tune setting, lo divide by two -40 deg c +27 deg c +85 deg c
16 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. typical performance characteristics: iq modulator v dd = +3v and t a = +27c unless stated otherwise, as measured on rfmd2080 evaluation board. i and q input level 1v p-p differential with +1.15v dc bias. dc bias current setting in modulator core, moddc = 4. -32.0 -24.0 -16.0 -8.0 0.0 0.0 2.0 4.0 6.0 8.0 10.0 12.0 14.0 output power (dbm) baseband frequency (mhz) baseband input bandwidth versus "rctune" setting, voltage & temperature -40degc, +3.0v, rctune=0 -40degc, +3.0v, rctune=63 -40degc, +3.3v, rctune=0 -40degc, +3.3v, rctune=63 +27degc, +3.0v, rctune=0 +27degc, +3.0v, rctune=63 +27degc, +3.3v, rctune=0 +27degc, +3.3v, rctune=63 +85degc, +3.0v, rctune=0 +85degc, +3.0v, rctune=63 +85degc, +3.3v, rctune=0 +85degc, +3.3v, rctune=63 -20.0 -15.0 -10.0 -5.0 0.0 0.1 1.0 10.0 output power (dbm) baseband frequency (mhz) baseband input bandwidth "rctune" setting; +3.0v; +27c rctune=0 rctune=8 rctune=16 rctune=24 rctune=32 rctune=40 rctune=48 rctune=56 rctune=63 135.0 140.0 145.0 150.0 155.0 160.0 165.0 10.0 100.0 1000.0 10000.0 supply current (ma) output frequency (mhz) typical supply current +1.3v input bias; moddc=4 85degc, 3.0v 85degc, 3.3v 27degc, 3.0v 27degc, 3.3v -40degc, 3.0v -40degc, 3.3v -50.0 -40.0 -30.0 -20.0 -10.0 0.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 wanted signal level (dbm) output frequency (mhz) modulator output frequency response versus shunt matching inductor value unmatched 27nh shunt 15nh shunt 8.2nh shunt 3.9nh shunt 2.7nh shunt -20.0 -15.0 -10.0 -5.0 0.0 5.0 10.0 15.0 20.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 output level (dbm) output frequency (mhz) modulator typical performance linearity, output unmatched wanted signal output p1db output ip3 -70.0 -60.0 -50.0 -40.0 -30.0 -20.0 -10.0 0.0 -70.0 -60.0 -50.0 -40.0 -30.0 -20.0 -10.0 0.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 suppression (dbc) wanted signal level (dbm) output frequency (mhz) modulator typical performance i & q unadjusted, output unmatched wanted signal sideband suppression lo suppression im3 product
17 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. typical performance characteristics: iq modulator v dd = +3v and t a = +27c unless stated otherwise, as measured on rfmd2080 evaluation board. i and q input level 1v p-p differential with +1.15v dc bias. dc bias current setting in modulator core, moddc = 4. -60.0 -55.0 -50.0 -45.0 -40.0 -35.0 -30.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 lo suppression (dbc) output frequency (mhz) modulator unadjusted lo suppression vs temperature & supply voltage -40degc, +3.0v -40degc, +3.3v +27degc, +3.0v +27degc, +3.3v +85degc, +3.0v +85degc, +3.3v -60.0 -55.0 -50.0 -45.0 -40.0 -35.0 -30.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 im3 product (dbc) output frequency (mhz) modulator im3 output tone vs temperature & supply voltage -40degc, +3.0v -40degc, +3.3v +27degc, +3.0v +27degc, +3.3v +85degc, +3.0v +85degc, +3.3v -60.0 -55.0 -50.0 -45.0 -40.0 -35.0 -30.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 sideband suppression (dbc) output frequency (mhz) modulator unadjusted sideband suppression vs temperature & supply voltage -40degc, +3.0v -40degc, +3.3v +27degc, +3.0v +27degc, +3.3v +85degc, +3.0v +85degc, +3.3v 5.0 7.0 9.0 11.0 13.0 15.0 17.0 19.0 21.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 ouput ip3 (dbm) output frequency (mhz) modulator output ip3 vs temperature & supply voltage -40degc, +3.0v -40degc, +3.3v +27degc, +3.0v +27degc, +3.3v +85degc, +3.0v +85degc, +3.3v -8.0 -6.0 -4.0 -2.0 0.0 2.0 4.0 6.0 8.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 output level (dbm) output frequency (mhz) modulator output power for 1db compression vs temperature & supply voltage -40degc, +3.0v -40degc, +3.3v +27degc, +3.0v +27degc, +3.3v +85degc, +3.0v +85degc, +3.3v -14.0 -12.0 -10.0 -8.0 -6.0 -4.0 -2.0 0.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 wanted signal level (dbm) output frequency (mhz) modulator output power vs temperature & supply voltage -40degc, +3.0v -40degc, +3.3v +27degc, +3.0v +27degc, +3.3v +85degc, +3.0v +85degc, +3.3v
18 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. typical performance characteristics: iq modulator v dd = +3v and t a = +27c unless stated otherwise, as measured on rfmd2080 evaluation board. i and q input level 1v p-p differential with +1.15v dc bias. dc bias current setting in modulator core, moddc = 4. -170.0 -165.0 -160.0 -155.0 -150.0 -145.0 -140.0 -135.0 -130.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 output noise floor (dbm/hz) output frequency (mhz) modulator output noise floor 5mhz offset -40degc, +3.0v -40degc, +3.3v +27degc, +3.0v +27degc, +3.3v +85degc, +3.0v +85degc, +3.3v -170.0 -165.0 -160.0 -155.0 -150.0 -145.0 -140.0 -135.0 -130.0 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 output noise floor (dbm/hz) output frequency (mhz) modulator output noise floor 1mhz offset -40degc, +3.3v +27degc, +3.0v +27degc, +3.3v -40degc, +3.0v +85degc, +3.0v +85degc, +3.3v 0.8 0.9 1.0 1.1 1.2 1.3 1.4 1.5 1.6 0.0 500.0 1000.0 1500.0 2000.0 2500.0 3000.0 peak to peak differential voltage (vp -p) output frequency (mhz) modulator input voltage for 1db compression vs temperature & supply voltage -40degc, +3.0v -40degc, +3.3v +27degc, +3.0v +27degc, +3.3v +85degc, +3.0v +85degc, +3.3v -60.0 -55.0 -50.0 -45.0 -40.0 -35.0 -30.0 -25.0 -20.0 -40.0 -30.0 -20.0 -10.0 0.0 level (dbc) gain (db) effect of gain setting on modulator performance sideband and lo suppression at 500mhz mod=0; sideband mod=1; sideband mod=2; sideband mod=3; sideband mod=0; lo mod=1; lo mod=2; lo mod=3; lo 115.0 120.0 125.0 130.0 135.0 140.0 145.0 150.0 155.0 160.0 -45.0 -40.0 -35.0 -30.0 -25.0 -20.0 -15.0 -10.0 -5.0 0.0 5 6 7 8 9 101112131415 current (ma) wanted (dbm) baseband attenuator setting (bb_atten) effect of gain setting wanted and current at 500mhz output mod=0; wanted mod=1; wanted mod=2; wanted mod=3; wanted mod=0; current mod=1; current mod=2; current mod=3; current -40.0 -30.0 -20.0 -10.0 0.0 10.0 20.0 -40.0 -30.0 -20.0 -10.0 0.0 level (dbm) gain (db) effect of gain setting on linearity oip3 and op1db at 500 mhz mod=0, oip3 mod=1; oip3 mod=2; oip3 mod=3; oip3 mod=0; op1db mod=1; op1db mod=2; op1db mod=3; op1db
19 of 19 rfmd2080 ds140110 7628 thorndike road, greensboro, nc 27409-9421 for sales or technical support, contact rfmd at (+1) 336-678-5570 or sales-support@rfmd.com. package drawing qfn, 32-pin, 5mm x 5mm ordering information ordering code package quantity rfmd2080sb 32-pin qfn 5-piece sample bag RFMD2080SQ 32-pin qfn 25-piece sample bag rfmd2080sr 32-pin qfn 100-piece reel rfmd2080tr7 32-pin qfn 750-piece reel rfmd2080tr13 32-pin qfn 2500-piece reel dkmd2080 complete design kit 1 box


▲Up To Search▲   

 
Price & Availability of RFMD2080SQ

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X